1089 Active WS Wells Defined As Serving Water To 25 Individuals All Year Long (Minus Home Owner Associations, Mobile Homes, Prisons, Schools)

OLSWA	PWS Svetem Name	City Served	Population	State	CI DAW	Well Name	Well Count
	GALLUP WATER SYSTEM	GALLUP	22000	A	08317010		235
7	GALLUP WATER SYSTEM	GALLUP	22000	4	08317011	WELL #12	236
7	GALLUP WATER SYSTEM	GALLUP	22000	Α	08317013	[WELL #15	237
	GALLUP WATER SYSTEM	GALLUP	22000	Ą	08317014	WELL #16	238
	GALLUP WATER SYSTEM	GALLUP	22000	A	08317017	YAH-TA-HEY PUMP STATION	239
	RAMAH WATER & SANITATION DISTRICT	RAMAH	450	٨	08717003	WELL #1 (HIGHWAY)	240
	RAMAH WATER & SANITATION DISTRICT	RAMAH	450	4	08717001	WELL #3 (COFFEY)	241
	RAMAH WATER & SANITATION DISTRICT	RAMAH	450	٨	08717002	WELL # 4 (LAMBSON)	242
	THOREAU WATER & SANITATION DISTRICT	THOREAU	1150	٨	08817006	SAMPLING STATION #1	243
8817	THOREAU WATER & SANITATION DISTRICT	THOREAU	1150	۷	08817002	WELL, #2	244
	THOREAU WATER & SANITATION DISTRICT	THOREAU	1150	A	08817003	WELL #3	245
	BERNALILLO WATER SYSTEM	BERNALILLO	7000	¥	08923000	DISTRIBUTION SYSTEM	246
	BERNALILLO WATER SYSTEM	BERNALILO	7000	∢.	08923003	WELL #3	247
NM3508923	BERNALILLO WATER SYSTEM	BERNALILLO	7000	٧	08923004	WELL #4	248
NM3509023	CUBA WATER SYSTEM	CUBA	800	4	09023004	TREATMENT PLANT #1	249
NM3509029	LA LOMITA TRAILER PARK	TAOS	100	٨	09023002	WELL #2	250
NM3509032	MONTEREY WATER COMPANY INC	LOS LUNAS	1050	A	09032003	ENTRY POINT 1	251
	MONTEREY WATER COMPANY INC	LOS LUNAS	1050	×	09032001	WELL#1	252
	MONTEREY WATER COMPANY INC	LOS LUNAS	1050	4	09032002	WELL#2	253
	MONTEREY WATER COMPANY INC	LOS LUNAS	1050	٨	09032004	WELL #3	254
	JEMEZ SPRINGS DOMESTIC WATER COOP ASSOC	JEMEZ SPRINGS	1394	A	09123004	AGUA DURMA CHLORINATOR	255
	JEMEZ SPRINGS DOMESTIC WATER COOP ASSOC	JEMEZ SPRINGS	1394	٧	09123001	AGUA DURMA SPRING	256
_	JEMEZ SPRINGS DOMESTIC WATER COOP ASSOC	JEMEZ SPRINGS	1394	A	09123003	GALLAGER SPRING	257
	JEMEZ SPRINGS DOMESTIC WATER COOP ASSOC	JEMEZ SPRINGS	1394	A	09123002	SINO SPRING	258
NM3509123	JEMEZ SPRINGS DOMESTIC WATER COOP ASSOC	JEMEZ SPRINGS	1394	٨	09123005	SINO SPRING CHLORINATOR	259
NM3509232	BOSQUE GARDENS WATER COOP	PERALTA	140	Ą	09232003	SAMPLING STATION #1	260
NM3509232	BOSQUE GARDENS WATER COOP	PERALTA	140	4	09232001	WELL #1	261
NM3509232	BOSQUE GARDENS WATER COOP	PERALTA	140	A	09232002	WELL #2	262
NM3509323	LAS ACEQUIAS DE PLACITAS	PLACITAS	470	۷	09323001	SPRING #1 (CIRUELLA)	263
NM3509423	RANCHOS DE PLACITAS SANITATION DISTRICT	PLACITAS	264	٨	09423001	WELL #1	264
NM3509423	RANCHOS DE PLACITAS SANITATION DISTRICT	PLACITAS	264	٨	09423002	WELL #2	265
NM3509423	RANCHOS DE PLACITAS SANITATION DISTRICT	PLACITAS	264	٨	09423005	WELL #3	266
NM3509523	REGINA MDWCA	REGINA	550	٨	09523002	SPRING #1 (SAN JOSE SPRING)	267
NM3509523	REGINA MDWCA	REGINA	550	∢	09523006	WELL #1 (SAN PEDRO WELL)	268
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	٧	09623002	WELL#2	569
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	A	09623027	WELL # 2 TREATMENT UNIT	270
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	4	09623003	WELL#3	271
0000000 #14		0.00	44		000000	And a second of the second of	
CZOCOCOIAIN	OF THE PRINCIPLE SEWEN AND WAS LEWALTER SERVICES	סבים אבים סובי	COOGE	*	03023028	WELL # 6 TREATWENT ON!	7/7
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	٨	09623004	WELL#4	273
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO BANCHO	56000	<	09623037	WELL # 4 TREATMENT UNIT	274
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	٨	09623007	WELL#7	275
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	A	09623008	WELL#8	276
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	26000	4	09623026	WELL # 8 TREATMENT UNIT	27.1
NI 42500503	OTOCK COTTO COTTO CALL CIAN COLLEGE CALCULATO CALCINACIO CALCINACI	On Old Old	0000		0000000	Q #	SE O
CZ060C6ININ1	AND MANORO SEWER AND WAS IEWATER SERVICES	000000000000000000000000000000000000000	nnnac	*	03623003	WALL#3	2/2
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	٨	09623021	WELL # 9 TREATMENT UNIT	279
NM3509623	RIO RANCHO SEWER AND WASTEWATER SERVICES	RIO RANCHO	56000	A	09623012	WELL #12	280
00000000114	CICE STATE CARE A CONTRACT CON	On Orac	000		0000000	#1 41 + #1 4 # 4 *	3
NM3509623	HIO KANCHO SEWER AND WASTEWATER SERVICES	HIO MANCHO	26000	4	09623030	WELL #12 ! KEA! MEN! UN!!	281

9.			a.	37 CFR 3.73(b) Statement (where there is an assignee)							
	_X_	_	b.	Power of Attorney							
10.	English Translation Document (if applicable)										
11.		a.	Infor	rmation Disclosure Statement (IDS)/PTO-1449							
	b. Copies of IDS Citations										
12.											
13.	<u>X</u>	Re	turn F	Receipt Postcard (MPEP 503) (Should be specifically itemized)							
14.											
	b. Statement filed in prior application, Status still proper and desired										
15.	5 Certified Copy of Priority Document(s) (if foreign priority is claimed)										
16	v		Oth	ner: Declaration and Power of Attorney for Patent Application (Unsigned)	_						
16.	<u>X</u>		Olii	Separate sheet: Attorney signature and registration number, Certificate	_						
				of Mailing, and Express Mail Label No.							
					_						
17.	lf a	COV	ITINU	JING APPLICATION, check appropriate box and supply the requisite information:							
17.	If a			JING APPLICATION, check appropriate box and supply the requisite information:  uation Divisional Continuation-in-part (CIP)							
17.	If a			C. Constant (CID)							
		Co	ontinu	uation Divisional Continuation-in-part (CIP) of prior application No:							
17. 18.	C	orre	spon	of prior application No:  ndence Address	-						
	C	orre	spon	of prior application No:  Indence Address  Number or Bar Code Label  (Insert Customer No. or Attach Bar Code Label here)							
18.	<b>C</b> C	orre usto	spon	of prior application No:  Indence Address  Number or Bar Code Label  Or  Ontinuation-in-part (CIP)  (Insert Customer No. or Attach Bar Code Label here)	_						
	<b>C</b> C	orre usto	spon	of prior application No:  Indence Address  Number or Bar Code Label  (Insert Customer No. or Attach Bar Code Label here)	-						
18.	<b>c</b> c	orre usto	spon mer N	of prior application No:  Indence Address  Number or Bar Code Label  Or  Ontinuation-in-part (CIP)  (Insert Customer No. or Attach Bar Code Label here)							
18. X	<b>c</b> c	orreusto	spon mer N spon	uation Divisional Continuation-in-part (CIP)  of prior application No:  ndence Address  Number or Bar Code Label  or  dence Address Below  T. Sponseller	-						
18. X	C:	orre usto	spon mer N spond	of prior application No:	-						
18. X	C:	orre usto	spon mer N spond	uation Divisional Continuation-in-part (CIP)  of prior application No:  ndence Address  Number or Bar Code Label  or  dence Address Below  T. Sponseller							
18. X	C:	orre usto	spon spon spon Allan AKEI	of prior application No:	-						
18.  X  NAM	C C	orre ABL	spond spond Allan AKEI 124	uation Divisional Continuation-in-part (CIP)  of prior application No:  ndence Address  Number or Bar Code Label  or  dence Address Below  T. Sponseller  LY, SOKOLOFF, TAYLOR & ZAFMAN LLP  100 Wilshire Bouleyard	-						
18.  X  NAM  ADI	C:	orresusto  BL S	spond spond Allan AKEI 1244 Sev	uation Divisional Continuation-in-part (CIP) of prior application No:  ndence Address  Number or Bar Code Label or dence Address Below  T. Sponseller LY, SOKOLOFF, TAYLOR & ZAFMAN LLP  200 Wilshire Boulevard venth Floor							

	Unider	ille Faperwoi	K Neddollon A							a valid OMB control number.
							MITTAL	•		
Comp	lete if Kno	own:	T	OTAL AM	OUNT OF	PAYN	MENT (\$)	_\$87	<u>'8.00</u>	
Applic Filing	cation No.	Decem	ber 3, 19	97						
First I	Named Inv		Ran	dall R. Dun	ton					
Group Exami	Art Unit _ iner Name	<del></del>	12.9		<u>,, ,, ,,, ,,,, ,,,, ,,,,, ,,,,,,,,,,,</u>	-				
Attorn	ey Docket	No	4239	90.P5319						
METH	HOD OF F	PAYMEN	IT (chec	k one)						
1.	[ X ]		mmissio er payme		eby autho	rized <sup>·</sup>	to charge indi	cated	fees and cred	it
			t Accour t Accour	nt Number nt Name		2666			<u> </u>	
	[ X ]	Charge	Any Ad	ditional Fe	e Require	d Und	der 37 CFR 1.1	6 and	1.17	
	[ ]			re Fee Set ance, 37 C			at the Mailing	of the		
2.	X X	Payme Check Money Other	nt Enclo	sed						
FFF	CALCUL	ATION (	fees effe	ective 10/	01/97)					
1.	FILING I				•,					
Lorge	Entity	Small I	Entity							
Fee	Fee	Fee	Fee						Coo Doid	
Code 101	(\$) Co 790	de (\$) 201	Fee De 395	scription Utility ap	plication	filing	fee		Fee Paid \$790.00	
106 107	330 540	206 207	165 270	Design a Plant fili	ipplication	ı filing	g fee			
108	790	208	395	Reissue	filing fee	4	filler or for a			
114	150	214	75	Provisio	nal applic	ation	filing tee			
						SUE	BTOTAL (1)	\$ <u>79</u>	0.00	11.10
2.	CLAIMS	<b>;</b>			<u>Extra</u>		Fee from below		Fee Paid	
	I Claims	_24		<b>- 20 =</b>	_4	Χ	\$22.00	=	\$88.00	
	pendent ( iple Depe		3 Naime	-3 =	<u> </u>	, Χ		=	·	
Willie	ibie nebe	endent C	, iaiiiis		_ ′	` —			_	
<u>Large</u> Fee	e Entity Fee	Small Fee	Entity Fee							
Code		ode (\$)	Fee De	scription						Fee Paid
103 102	22 82	203 202	11 41	Claims in	excess o	f twer	nty xcess of 3			\$88.00
104	270	204	135	Multiple o	dependent	t clain	n		44	
109	82 22	209 210	41 11	Reissue i	independe claims in e	int cla exces	aims over orig s of 20 and ov	ınaı pa ver orig	itent jinal patent	
									BTOTAL (2)	\$ 88.00
FEE	CALCUL	ATION	(continu	ıed)						
3.	ADDITIO	ONAL F	EES							
Larn	e Entity	Sma	all Entity							
Fee	Fee	Fee Cod	Fe	ee \$) Fe	e Descript	tion				Fee Paid
12/0	e (\$) 1/97		i <del>c</del> (	\$) <u>Fe</u>	C Descrip	- 1 -				PTO/SB/17 (10-96)

105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee	
				or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to	- 1
				Examiner action	
113	1,840*	. 113	1,840*	Requesting publication of SIR after	-
				Examiner action	
115	110	215	55	Extension for response within first month	
116	400	216	200	Extension for response within second month	
117	950	217	475	Extension for response within third month	
118	1,510	218	755	Extension for response within fourth month	
128	2,060	228	1,030	Extension for response within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive unavoidably abandoned	
				application	
141	1,320	241	660	Petition to revive unintentionally	
	•			abandoned application	
142	1,320	242	660	Utility issue fee (or reissue)	
143	450	243	225	Design issue fee	
144	670	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per	
		•••		property (times number of properties)	
146	790	246	395	For filing a submission after final rejection	
			700	(see 37 CFR 1.129(a))	
149	790	249	395	For each additional invention to be examined	
		- • •		(see 37 CFR 1.129(a))	
Other	fee (speci	fv)			
	- (>	• • •			
Other	fee (speci	fy)			
				CURTOTAL (A)	
				SUBTOTAL (3) \$	
*Reduc	ed by Basi	c Filing Fe	e Paid		
	,				
SHEW	IITTED B	۸٠			
2001	<u></u>	<u></u> .			
Typed	d or Print	ed <sub>2</sub> Name	e: Allan	T. Sponseller	
		11/		Date /2/3/97	
Signa	ture 🦼	M	2	Date /2/3/97	
Rea I	Number	38,31	8	Deposit Account User ID	
livea.	TUITIDE	_00,01	<u> </u>	(complete if applicable)	



# APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

## METHOD AND APPARATUS FOR PROCESSING DIGITAL PIXEL OUTPUT SIGNALS

Inventor(s): Randy R. Dunton

Sasi K. Kumar

Ashutosh J. Bakhle

Prepared by: Howard Skaist,

Senior IP Attorney

# intel®

Intel Corporation

2111 N. E. 25th Avenue; JF3-147

Hillsboro, OR 97124 Phone: (503) 264-0967

Facsimile: (503) 264-1729

"Express Mail" label number EM 502095702 US

5

10

# METHOD AND APPARATUS FOR PROCESSING DIGITAL PIXEL OUTPUT SIGNALS

#### BACKGROUND

#### 1. Field of the Invention

The invention relates to processing pixel output signals and, more particularly, to processing digital pixel output signals.

#### 2. Background Information

With advances in digital technology, digital cameras, that is, cameras that represent the intensity of light for a given pixel location of an image in a binary digital signal format, such as with bits, are becoming more prevalent. One disadvantage of the use of such cameras, however, is the noise or offset that is sometimes encountered with the use of digital imaging arrays, such as arrays that employ charged couple device sensors or complementary-metal-oxide semiconductor sensors, hereinafter referred to as CCD sensors and CMOS sensors, respectively. In order to address this so-called fixed pattern noise (FPN), one technique that has been employed is to read a "dark image" into memory, such as by preventing the sensors of the array from being exposed to light at a set of substantially predetermined parameters including, for example, exposure, temperature and gain factor, and storing the resulting digital pixel output signals. Then, that stored dark image is subtracted from the image of interest produced using the digital imaging array. Typically, in either hardware or software, the digital camera would ensure that corresponding pixel output signals for the desired image and the dark image are associated so that they may be appropriately subtracted or compared. However, the presence of this noise and the approach employed to address it introduces additional complexities into the processing of an image that are not present for cameras that store a signal value for the intensity of a pixel in a format other than a binary digital signal format. A need therefore exists for techniques to address the complexities that digital cameras employing these sensors present.

### 25 **SUMMARY**

Briefly, in accordance with one embodiment of the invention, a digital camera includes: a digital imaging array including a plurality of pixels, and image processing circuitry to process the digital pixel output signals produced by the imaging array. The imaging processing circuitry is adapted to process saturated digital pixel output signals differently from non-saturated digital pixel output signals.

In accordance with another embodiment of the invention, at least one integrated circuit includes image processing circuitry. The image processing circuitry is adapted to process digital

30

5

10

pixel output signals produced by a digital imaging array. The image processing circuitry is further adapted to process saturated digital pixel output signals differently from non-saturated digital pixel output signals.

In accordance with yet one more embodiment of the invention, a method of processing digital pixel output signals produced by a digital imaging array includes processing saturated digital pixel output signals differently from non-saturated digital pixel output signals.

## BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

- FIG. 1 is a block diagram illustrating the logical operation of an embodiment of an apparatus for processing digital pixel output signals in accordance with the invention;
- FIG. 2 is a flow chart illustrating an embodiment of a method for processing digital pixel output signals in accordance with the invention; and
- FIG. 3 is a block diagram illustrating a hardware embodiment of an apparatus for processing digital pixel output signals in accordance with the present invention.

## **DETAILED DESCRIPTION**

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in details so as not to obscure the present invention.

As previously described, digital cameras are becoming more common due, at least in part, to improvements in digital technology. Therefore, imaging arrays comprising CCD and CMOS sensors are being deployed. One aspect, however, associated with the use of such sensors, is the presence of fixed pattern noise (FPN). In order to improve the quality of the resulting image produced using imaging arrays comprising such sensors, one technique is to acquire a dark image, store it in memory, such as random access memory (RAM) or dynamic RAM (DRAM), use the imaging array to acquire an image of interest, and then subtract or remove the stored dark image from the image of interest. Therefore, the FPN is collected by restricting the sensors from being

30

5

10

exposed to light, preferably as close as possible to a set of parameters, such as the exposure, temperature and gain factor, employed to produce the image of interest, and storing the resulting digital pixel output signals. In general, it is desirable to acquire the dark image under conditions that mimic the conditions for the image of interest as closely as possible. Likewise, a digital camera including an image processing will also include digital camera or imaging array circuitry adapted to process digital pixel output signals produced by the imaging array. Therefore, the circuitry will synchronize the corresponding digital pixel output signals produced for the image of interest and for the dark image so that they may be subtracted from each other or compared. It will, of course, be appreciated by one of ordinary skill in the art that this processing may be implemented purely in hardware or alternatively in software executing on a hardware platform, such as including a processor, such as a microprocessor or digital signal processor, for example. In this context, the term circuitry is intended to refer to and include any hardware, whether special purpose hardware, general purpose hardware with special purpose software, "firmware", or any combination thereof.

As previously described, one problem with this approach or technique is that it introduces additional complexity in comparison with approaches that do not employ binary digital signals or bits. For example, when employing binary digital signals of a fixed length, the dynamic range for the intensity of light received by a pixel of the imaging array is inherently limited. Therefore, when a pixel is exposed to an intensity of light that exceeds that dynamic range, the image quality is affected because the digital pixel output signal becomes saturated or clipped and, therefore, the output signal of the pixel is not an accurate representation of the intensity of the light to which the pixel was exposed. A typical situation in which this might occur, for example, is referred to as "specular reflection". In this context, specular reflection refers to light directly reflected into the sensor from a very intense or bright source, such as the sun, for example. As a result, the dynamic range of the intensity for all the image features is usually well beyond the capability of a digital sensor, leading to signal clipping. Therefore, in a situation where a subset of the pixels of the imaging array are saturated or produce clipped pixel output signals, the technique previously described of subtracting the dark image may introduce additional noise into the image rather than reducing the presence of noise, as is the desired result.

Although both CCD and CMOS sensors produce FPN, with state of the art technology CMOS sensors typically exhibit a greater amount. The source of FPN may come from a variety of factors, however, typically includes minute defects in the fabrication process of the CMOS sensor. Other factors that may produce such noise include the imaging array circuit design or the geometry of the array.

30

5

10

An embodiment of a digital camera in accordance with the present invention, such as illustrated by embodiment 300 in FIG. 3, includes a digital imaging array 310 comprising a plurality of pixels made up of sensors, such as CCD and CMOS sensors, for example. In addition, digital camera 300 includes image processing circuitry to process the digital pixel output signals produced by the pixels of the imaging array. For example, as illustrated in FIG. 3, in this embodiment, the digital pixel output signals each comprising 10 bits are provided at 12 MHz to capture interface circuitry 320, although the invention is not limited in scope in this respect. This raw image data in the form of binary digital signals is then provided to a dark fixed pattern noise (DFPN) reduction or removal unit 340. In removal unit 340, the digital pixel output signals for the desired image are compared with the digital pixel output signals for the dark image. The digital pixel output signals for the dark image are produced using imaging array 310, as previously described, and those digital pixel output signals are stored, in this particular embodiment, by a RAM table 330 using a data flow controller, such as a direct memory addressing (DMA) controller 390, and DRAM controller 380. Of course, the invention is not limited in scope to this memory architecture. When the dark image is produced and stored, the aspect of the removal unit that performs the subtraction is bypassed. Therefore, when the desired image is produced, the dark image is retrieved from memory 330 and the resulting binary digital signals produced by subtracting the dark image from the desired image are then provided to compander look-up table (LUT) 350. As illustrated in FIG. 3, the binary digital signals are provided to compander LUT 350 as 10 bits and are then provided from the compander as 8 bits for the remaining image processing. In addition, FIG. 3 illustrates that in this embodiment a color tag is also provided. In this particular embodiment, although the invention is not limited in scope in this respect, the color tag provided designates a color plane for a digital pixel output signal. Any one of a number of possible color spaces may be employed; however, one such color space is the Red-Green-Blue (RGB) color space. Therefore, three images representing different colors are produced and processed rather than a single image and, in this embodiment, a color tag is provided with each image. In this embodiment using compander LUTs, three compander LUTs, one corresponding to each color, are employed. If will, of course, be appreciated that the invention is not limited to producing color images or to the RGB color space.

One aspect of this embodiment of the digital camera in accordance with the present invention is that the imaging array circuitry is adapted to process saturated digital pixel output signals differently from non-saturated digital pixel output signals. This aspect of this particular embodiment is illustrated in greater detail in FIG. 1, although, again, the invention is not limited in scope to this particular embodiment. As illustrated in FIG. 1, the image is first captured or

30

5

10

acquired, as illustrated by block 110. The uncorrected digital pixel output signals are then provided to saturation detect and control logic 120. If a particular digital pixel output signal is not saturated, the captured uncorrected signal value is provided to node 130 so that the corresponding signal value of the dark image may be subtracted. However, this subtraction does not occur if the saturation detect and control logic indicates that the particular digital pixel output signal of the desired image is saturated. In this embodiment, this saturation detect and control logic is included in dark fixed pattern noise removal unit 340. As previously described, the dark image is acquired and stored prior to producing and storing the desired image. Therefore, as illustrated in FIG. 1, DRAM controller 160 and DMA 170, respectively, provide the stored digital pixel output signals and the corresponding address in this particular embodiment. Of course, the invention is not limited in scope in this respect. Therefore, in this embodiment, line buffer 150 then provides the corresponding digital pixel output signals of the dark image to be processed with the uncorrected digital pixel output signals of the desired image that was captured as indicated by block 110. Once the subtraction has occurred, the corrected digital pixel output signals are then provided to compander LUT 140, as illustrated in FIG. 1.

In this particular embodiment, although the invention is not restricted in scope in this respect, as previously described, 10 binary digital signals or bits are used to represent an intensity level. Therefore, a digital pixel output signal is clipped or saturated when 10 ones or a hexadecimal signal value "3FF" is detected. Therefore, in one particular embodiment of a digital camera or digital camera circuitry in accordance with the present invention, when the signal value "3FF" is detected as the digital pixel output signal for a particular pixel of the desired image, instead of subtracting the corresponding digital pixel output signal of the dark image for that pixel, the subtraction is bypassed or turned "off," as indicated, for example, in FIG. 1. The saturated signal value is provided to compander LUT 140 in FIG. 1 or 350 in FIG. 3.

This embodiment is also illustrated by the flow chart of FIG. 2. In this embodiment, an uncorrected digital pixel output signal is received by the removal unit at block 210. At block 220, a decision is made regarding whether the dark fixed pattern noise reduction or removal feature is "turned on." This feature would not be turned on, for example, where the dark image is being acquired and stored. In this case, as illustrated in FIG. 2 at block 270, these processed binary digital signals are passed to the next stage, which in this particular embodiment results in applying these signals to the compander. However, if this feature is "turned on," and a saturation special case has been encountered, the circuitry detects whether the signal value equals "3FF" in this particular embodiment, as illustrated by block 240. If not, then the corresponding signal value from the dark image is subtracted as indicated by block 260. However, if this binary digital signal

30

5

10

value is detected, i.e., "3FF" in this embodiment, then instead of performing the subtraction, this particular binary digital signal value is passed through as the binary digital signal value "3FF," as indicated by block 250.

In yet another embodiment of a digital camera in accordance with the present invention, the saturated digital pixel output signals are processed differently from the non-saturated pixel digital output signals; however, this different processing includes more than bypassing the subtraction of the corresponding digital pixel output signals of the dark image. For example, in one embodiment, an average dark fixed pattern noise level may be subtracted from all the saturated binary digital signal values. This approach provides several advantages. Due to the nature of the fixed pattern noise, typically the dark image signal values that would be subtracted in the absence of an embodiment for the present invention would be non-uniform and, therefore, would provide an uneven or patchy appearance to the image if subtracted from saturated signal values. More specifically, the human eye would expect the image in this region to be uniform or clipped and by subtracting the dark image signal values, noise would thereby be introduced. Therefore, it is desirable to subtract an average value rather subtract the particular signal values of the dark image from the corresponding saturated signal values. Furthermore, where saturated signal values are encountered, the relative intensity of those saturated values in comparison with the non-saturated values would be greater than desired if the dark image signal values were subtracted from only the non-saturated signal values. This may undesirably affect the appearance of the image to an observer. Therefore, it would also be desirable if a value could be subtracted from the saturated signal values to reduce this relative intensity. This subtraction reduces or avoids a waste of the dynamic range available that comes from a high relative intensity.

Any one of a number of techniques to obtain the average signal value to be subtracted from the saturated signal values may be employed. In this particular embodiment, the signal values of the dark image are sampled to produce a mean and standard deviation and thereby approximate the level of the fixed pattern noise. Of course, a variety of different sampling techniques may be employed in different embodiments. For example, it may be desirable to sample only in the saturated regions of the desired image. Alternatively, it may be desirable to examine the standard deviation and, depending upon the value of the standard deviation, subsample regions of the image in order to reduce the standard deviation. Likewise, trends in the noise may be observed by processing selected portions of the dark image, such as where, for example, the mean and/or deviation may be larger in one portion of the image than in another.

Likewise, in another embodiment of the invention, subtracting the value determined as the average dark fixed pattern level signal value may be incorporated in the processing implemented

30

10

by the compander look-up table so that this subtraction operation may be combined with other operations , such as a compander operation and an operation to adjust for the differences between color response of the sensor and the human eye, referred to as a gamma operation. More specifically, in one embodiment, although the invention is not limited in scope in this respect, in the compander operation, ten bits are received and from this eight bits are produced. This is a substantially non-linear operation implemented using a look-up table. A reason this particular operation is substantially non-linear is because this operation is intended to reflect or correspond to the response of the human eye to light. Therefore, in this particular embodiment, the values for the LUT are arrived at by beginning with an analytical model of this response and then adjusting it empirically. Likewise, a gamma operation is also employed to adjust the color response of the resulting image. More specifically, in this particular embodiment, a color filter array (CFA) is included inherently in the imaging array sensors, although this may be accomplished may ways and the invention is not restricted in scope in this respect or even to employing a CFA. Therefore, a gamma operation is employed in order to invert or remove the effect this color filter array has had on arriving at calibrating color in the resulting image. Also, in this particular embodiment, as previously described, the signal value determined to be or represent the level of the dark image pattern fixed noise may likewise be subtracted. Furthermore, in this embodiment, because the value of a clipped or saturated digital pixel output signal value is known, subtraction may be implemented by merely storing the signal value to be subtracted. Of course, the invention is not restricted in scope in this respect. As is well-known, the three operations previously described may be combined and implemented using a single look-up table. Although the precise steps to accomplish this are not discussed here, such techniques are clearly within the level of skill of one of ordinary skill in the art to which this invention pertains. Again, as previously described, different look-up tables are employed for each color plane in this embodiment, although the invention is not limited in scope in this respect.

In yet another embodiment of a digital camera in accordance with the present invention, imaging processing circuitry may include the capability to identify saturation regions of the image before processing the saturated digital pixel output signals differently than the non-saturated digital pixel output signals. More particularly, in one embodiment, for example, the removal unit may be adapted to check the output signals of bordering pixels for a pixel producing a saturated output signal to verify that all the immediately adjacent pixel output signals are also saturated. In one embodiment, if not all are saturated, then this saturated signal value may not be processed differently. Alternatively, if a particular number of signal values in the surrounding region are detected to be saturated, then the output signals for pixels that are in that region and saturated

may be processed differently. Other embodiments to determine and/or designate a region of saturated digital pixel output signal values may be employed. Likewise, where a saturated digital output signal value is identified, the image processing circuitry may include the capability to determine that it is not in a region of saturated signal values. For example, where the saturated signal value is an isolated saturated signal value, no different processing in comparison with non-saturated pixel output signals might be employed. Again, alternative approaches may be employed.

Of course, as previously indicated, embodiments may be implemented a variety of ways. For example, as previously described, the processing may be "hardwired." Alternatively, as previously described, a processor, such as a DSP or microprocessor, may be loaded with software that, when executing on the processor, performs the desired operations. Alternatively, an embodiment may be implemented in firmware as well. Although the invention is not limited in scope in this respect, it is typically more desirable to implement embodiments in ways that result in higher speed processing due to the relatively high number of binary digital signal values or bits to be processed.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.

6

1

2

3

4 5

1

1

2

1

2

2

3

2 image processing circuitry;

said image processing circuitry being adapted to process digital pixel output signals produced by a digital imaging array;

said image processing circuitry being adapted to process saturated digital pixel output signals differently from non-saturated digital pixel output signals.

- 2. The at least one integrated circuit of claim 1, wherein said imaging array includes imaging array sensors:
  - said image processing circuitry being adapted to process saturated digital pixel output signals by subtracting an estimate of the dark image fixed pattern noise for said imaging array sensors.
  - 3. The at least one integrated circuit of claim 2, wherein said image processing circuitry is adapted to estimate the dark fixed pattern noise by sampling from a dark image comprising stored digital pixel output signals.
  - 4. The at least one integrated circuit of claim 3, wherein said image processing circuitry is adapted to sample the dark image in regions corresponding to the regions of saturated digital pixel output signals in an image of interest.
  - 5. The at least one integrated circuit of claim 2, wherein said image processing circuitry is adapted for use with imaging array sensors comprising at least one of a CCD sensor and a CMOS sensor.
  - 6. The at least one integrated circuit of claim 1, wherein the image processing circuitry comprises fixed pattern noise reduction circuitry.
- 7. The at least one integrated circuit of claim 6, wherein the fixed pattern noise reduction circuitry comprises dark fixed pattern noise reduction circuitry.
- 8. The at least one integrated circuit of claim 1, wherein said image processing circuitry is adapted to detect regions of saturated digital pixel output signals in an image of interest.
- 1 9. A digital camera comprising:
  - a digital imaging array comprising a plurality of pixels, and imaging processing circuitry to process the digital pixel output signals produced by said imaging array;
- said imaging processing circuitry being adapted to process saturated digital pixel output signals differently from non-saturated digital pixel output signals.
- 1 10. The digital camera of claim 9, wherein said imaging array includes imaging array sensors;

5

- said image processing circuitry being adapted to process saturated digital pixel

  output signals by subtracting an estimate of the dark image fixed pattern noise for said

  imaging array sensors.
- 1 11. The digital camera of claim 10, wherein said image processing circuitry is adapted to
- 2 estimate the dark fixed pattern noise by sampling from a dark image comprising stored digital pixel
- 3 output signals.
- 1 12. The digital camera of claim 11, wherein said image processing circuitry is adapted to
- 2 sample the dark image in regions corresponding to the regions of saturated digital pixel output
- 3 signals in an image of interest.
- 1 13. The digital camera of claim 10, wherein said image processing circuitry is adapted for use
- with imaging array sensors comprising at least one of a CCD sensor and a CMOS sensor.
- 1 14. The digital camera of claim 9, wherein the image processing circuitry comprises fixed
- 2 pattern noise reduction circuitry.
  - 15. The digital camera of claim 14, wherein the fixed pattern noise reduction circuitry comprises dark fixed pattern noise reduction circuitry.
  - 16. The digital camera of claim 9, wherein said image processing circuitry is adapted to detect regions of saturated digital pixel output signals in an image of interest.
  - A method of processing digital pixel output signals produced by a digital imaging array comprising:

processing saturated digital pixel output signals differently from non-saturated digital pixel output signals.

- 18. The method of claim 17, wherein said imaging array includes imaging array sensors; and further comprising estimating the dark image fixed pattern noise for said imaging array sensors;
- wherein processing saturated digital pixel output signals differently includes subtracting an estimate of the dark image fixed pattern noise for said imaging array sensors.
- 1 19. The method of claim 18, wherein estimating the dark fixed pattern noise comprises
- 2 sampling from a dark image comprising stored digital pixel output signals.
- 1 20. The method of claim 19, wherein sampling from a dark image comprises sampling the dark
- 2 image in regions corresponding to the regions of saturated digital pixel output signals in an image
- 3 of interest.
- 1 21. The method of claim 18, wherein said imaging array sensors comprise at least one of a
- 2 CCD sensor and a CMOS sensor.